Abstract-This paper introduces a dc transmission grid with fault-tolerant inductor-capacitor-inductor (LCL) voltage-source converters (VSCs) and using a slow protection system based on mechanical dc circuit breakers (CBs). LCL VSC inherently regulates dc fault current to levels that converters can sustain for prolonged periods which avoids insulated-gate bipolar transistor tripping and brings significant advantage to security and reliability aspects. Simple mechanical dc CBs are used at dc busbars and connecting points of each dc cable, in the same manner as it is normal practice used with ac transmission protection. The protection logic is based on differential methods which gives excellent selectivity and reliability. The fault clearing time is in the order of 30-60 ms which allows for reliable protection decision making. The simulation results obtained from a four-terminal dc grid modeled on the PSCAD platform confirm successful dc fault isolation and grid recovery for a range of severe dc fault scenarios.
I. INTRODUCTION

D
C grid technology is considered as a technical advance obtained from voltage-source converter (VSC)-based HVDC and modular multilevel converter (MMC) HVDC [1] , [2] . It provides an attractive approach for offshore renewable energy transmission in Europe. However, the protection system and dc circuit breakers (CBs) for the dc grid are much more technically challenging than with the traditional ac system. Low dc impedances make dc fault levels very high and the absence of natural zero crossings of fault current implies a different technology requirement for fault interrupting equipment [3] .
Several dc grid protection schemes have been recently presented in [4] - [6] . The dc fault can be easily cleared by tripping mechanical ac CBs in the ac switchyard. However, the clearance time is within 50-100 ms and the entire dc grid should be tripped for a single dc fault [4] .
A dc CB is required to maintain the integrity and security of power transfer in dc grids [3] . Semiconductor-based dc CBs or hybrid ones [5] can interrupt high dc currents within a few milliseconds but their cost is very high. The limited current interrupting capability of semiconductor-based dc CBs implies that the protection system must be very fast in order to interrupt fault current on the rising slope within 2-5 ms before it reaches full fault level. This is a challenge for the protection system considering that the fault propagation and communication times between several dc CBs would take considerable time, in particular, for long dc transmission cables [6] . It is also very challenging to develop protection logic without communication because of low dc cable impedance [3] . The importance of limiting dc fault current magnitude has been widely recognized [7] - [10] . The superconducting fault current limiter approach is a good candidate for the dc CB but this technology cost is high, immature, and it cannot completely interrupt dc fault currents [7] .
The fault-tolerant dc/dc converter is another solution proposed to limit dc fault current and isolate the faulty section in a dc grid [8] . In addition, they can provide the capability of voltage stepping and power regulation in a dc grid. Also, the fault isolation is achieved by using only local signals with no need for grid-wide coordination [8] . On the downside, the dc/dc converter has higher losses, very high cost, and increases the complexity of the entire dc grid. An alternative approach is to limit dc fault current by developing a fault-tolerant VSC. If all dc grid terminals can limit dc fault currents infeed from ac sources, then fault levels will be low in all inner dc cables. Low fault levels imply lower costly dc CBs and fewer requirements for fast fault clearance. The mechanical dc CBs can then be used which have been demonstrated as 250-kV, 8-kA prototypes [9] and recently for 80 kV, 10 kA [10] . Smaller rated versions are commercially available in the market and are normally employed as metallic return transfer breakers to switch mono/bipolar HVDC operation. Compared with a semiconductor-based dc CB, their cost, loss, and complexity are much lower. It is worth mentioning that the fault-tolerant VSC can also reduce the impact of dc faults on the ac grid.
One method to achieve a fault-tolerant VSC is to use an alternate arm multilevel converter or MMC with full bridge or clamp double half-bridge submodules [11] . These converters can maintain controllability under ac and dc faults. On the downside, these converters require considerably more power switches than conventional VSCs which increase costs.
The LCL fault-tolerant two-level VSC has been proposed and studied in depth [12] . The studies show that the converter has the capability to limit the dc fault current close to the rated current value in the event of a dc fault. This paper proposes building dc grids using LCL VSCs and mechanical dc CBs. The protection system for selective fault isolation considering fault wave propagation and communication delays will be studied. An accurate dc grid and protection model will be developed to study in depth the properties of such a protection approach. Fig. 1 shows the 1000-MW, symmetrical monopole four-terminal dc grid test system model developed in PSCAD (the grid rating is the sum of all terminal ratings divided by two). This is a loop dc grid that can represent any practical offshore dc system such as the North Sea dc grid [13] . It includes 300-kV symmetrical monopole VSCs. They are connected to each other via 600-km dc transmission cables. All four LCL VSCs have a two-level topology using sinusoidal pulsewidth modulation with 1350-Hz switching frequency, which is adopted for convenience of simulation. It is known that MMC half-bridge VSCs have very similar dc fault behavior and we believe that our conclusions equally apply if all terminals use such multilevel VSCs.
II. FAULT-TOLERANT DC GRID TEST SYSTEM
Each dc cable has one dc CB at every end. The protection relays and current sensors are located at each CB location. Positive current direction is assumed to be from VSCs toward the dc grid for busbar-located sensors, and from busbars toward the middle of dc cable for cable-ends current sensors. There is a dedicated communication channel (fiber optic) along each dc cable providing a communication path between the two dc CBs at each cable. The protection system operating times are similar to ac system protection, and similar equipment can be employed.
The dc grid control employs the VSC1 terminal to control dc voltage while the active power flow is regulated at all other VSC terminals (with additional dc voltage droop) [14] . In Fig. 1 , the positive sign of power indicates sending power from the VSC terminal toward the dc grid.
III. FAULT-TOLERANT LCL VSC
The fault-tolerant LCL VSC topology is shown in Fig. 2 . This topology consists of a two-level VSC provided with a passive LCL circuit, and detailed design is given in [12] . The converter has all active and reactive control properties as any other VSC. In addition, the converter has the capability to limit the dc fault current inherently with the appropriate selection of LCL circuit inductors and capacitors. During the dc fault, the voltage depression will cause grid-side current inherent reduction [12] . The LCL circuit parameters design is a tradeoff between the optimum efficiency and fault current limitation to reasonable levels.
Assuming that an -terminal dc grid employs LCL converters at all terminals, the total fault level will be approximately the sum of all VSC-rated dc currents. Therefore, depending on the fault location, the fault current in a cable dc CB will be between zero and the total dc grid fault level. As an example, a 20-terminal dc grid with 1-kA nominal dc current at each terminal will have no more than 20-kA fault current at any point.
The designed values of LCL VSCs passive components are shown in Table I . Note that although large reactors are needed for LCL circuits, no extra ac transformer or series reactors normally used with conventional VSCs is required. The size of LCL components is similar to a comparable transformer. In addition, the converter archives better efficiency compared to a usual VSC since there would be zero reactive power circulation through the converter [15] . This also implies lower power-electronics cost for this converter construction due to the lower current rating of the power switches. IV. MECHANICAL DC CB Fig. 1 shows that mechanical dc CBs are located at each dc busbar (DCCBi, 1,2,3,4) and both sides of each dc cable (DCCBij, 1,2,3,4). The breaker model is shown in Fig. 3 . The detailed CB design procedure and components are presented in [9] . Fig. 4 shows the CB parameters for 9-kA peak interrupting currents. This value is obtained for the busbar and cable-located dc CBs considering fault current in the test dc grid for worst case pole-pole faults. The value of 9 kA includes fault current and superimposed resonance circuit current. In order to enable breaker commutation, the maximum-allowed current derivative is selected as 50 A s. This leads to a breaker auxiliary passive circuit with a capacitor of 6.7 F and an inductor of 6 mH.
The total mechanical dc CBs contact opening time is set to 60 ms in our model. The auxiliary breaker CB2 opening time delay is set to 1.5 ms after the main breaker trips.
V. DC GRID PROTECTION MODEL
The protection system follows the approach proposed in [6] , where three protection systems are employed including:
• dc transmission cable differential protection (for simplicity, we just quote dc cable afterwards); • dc busbar protection; • backup protection. The dc transmission cable protection detects a fault occurring on a main dc cable and sends trip signals to dc CBs at each end of the faulty cable. Both cables are tripped in case of a symmetrical monopole, while only the faulted pole is tripped if a bipole dc grid is considered. The dc busbar protection isolates any dc fault occurring at a busbar. It sends trip signals to all cable and busbar dc CBs connected to the faulty busbar. Finally, backup protection is designed to appropriately trip the minimum number of dc CBs in the event of any dc CB failure to operate. While the study in [6] considers semiconductor-based dc CBs, we will assume mechanical dc CBs with detailed models and communication delays.
A. DC Transmission Cable Protection
DC cable protection consists of fault detection and CB tripping. The selective detection of a fault is based on the evaluation of differential currents obtained at all protection relays. In Fig. 1 , the differential currents are defined as (1) where subscript D is used to indicate the communication delay (signal received at station ). It is seen that is the sum of the two dc currents measured at each end of the dc cable.
When a fault occurs on a dc cable, the dc current flowing through one end of the cable is not the same as the current flowing at the other end. This is a consequence of wave propagation delays from the fault location to the relay locations at the cable ends. Also, VSC terminal arrangements in a dc grid can cause unequal fault currents at faulty cable ends. Considering that all cable current sensors are placed in the adopted direction, the faulty cable differential current increases quickly and reaches a large positive value. This can be used as an indication of the faulty cable since all healthy cables will measure a negative differential current after the fault. The relays on the healthy cables which are closer to the faulty cable will see a fault wave earlier than other relays. In addition, at any time, the measured currents at the healthy cable's current sensors closer to the faulty cable will be larger than measured values at the other side due to fault wave attenuation over the transmission cable.
Differential currents measured at all cable breakers are then compared with a positive threshold to detect the fault location. In order to detect faults but to avoid an unwanted dc CB opening, the protection threshold value is selected as 3.5 kA.
Note that wave propagation delay is modeled by using a detailed dc cable model [6] . A relay communication delay is taken into account in this study as a transport delay to model limited speed of the optical-fiber signal propagation between the two ends of a cable. The communication delay is depicted in Fig. 5 . It is seen that the communication delay between Relay 24 and Relay 42 is 3 ms (considering a cable length of 600 km and a light speed of 200 km/ms through the fiber optic).
B. DC Busbar Protection
Since the dc cable protection would not detect any busbar fault, busbar protection is also required. The busbar protection algorithm is also based on the evaluation of differential current obtained for each busbar and its comparison to a threshold value. The busbar differential currents are calculated as (2) where are the dc cable currents connected to the busbar . Given that current sensors are located appropriately as is discussed for the studied grid shown in Fig. 1 , the busbar differential current would be zero in normal operation. When a fault occurs at a busbar, the differential current (2) increases very fast and exceeds a positive threshold value. This provides an indication for the faulty busbar, and all dc breakers connected to the faulted busbar will trip immediately (including cable breakers and busbar breakers). There is no communication delay between these dc CBs because they are installed at the same location.
C. Backup Protection
In case of failure of the cable or busbar protection, backup protection is required in the grid system. If the cable/busbar protection operates properly, the cable/busbar current will drop close to zero after the dc CBs opening time. On the other hand, the current will stay at a large value if the protection fails to operate. Therefore, it is concluded that the protection fails if the current is still larger than a small threshold value after a specific time, which is set to 20 ms after the trip signal, in this study.
If a cable dc CB failed to open and cable differential protection initiated triggering the breaker, then all of the other dc CBs connected to the busbar will be tripped. On the other hand, if busbar protection triggered the cable dc CB which failed to open, then the dc CB located at the other end of the cable will be opened. This will require a communication delay between the two cable dc CBs. If the busbar dc CB failed to operate, then the faulted terminal will be isolated using the ac CB from the ac switchyard.
Note that the backup threshold value is set to a small current of 50 A to avoid misdetection in the test system.
VI. PSCAD SIMULATION RESULTS AND DISCUSSIONS
A. DC Cable Model Testing
An accurate frequency-dependent (from 0.1 Hz to 10 kHz) underground 300-kV dc cable model with distributed parameters is used in this study in order to represent accurate traveling-wave propagation. The dc cable involves two layers of insulation with an appropriate sheath as shown in Fig. 6 . Each cable is represented as two series segments in order to allow for cable fault simulation.
In order to validate the wave propagation delay in the cable model, a pole-pole dc fault is applied at the middle point of dc cable 24 at 1.5 s. The dc fault is not cleared in this simulation. Fig. 7 shows the measured currents at the healthy end of cable 24 close to terminal 2 ( in Fig. 1 ) and the faulty midpoint of cable 24 ( in Fig. 1 ). It can be seen that has attenuated transient response with around 1-ms delay compared to . (Kirchhoff's Circuit Law is not valid for faulty cable during the transients due to a large cable length compared to the wavelength of the fault propagating wave.)
B. Testing Fault Current Magnitudes in the DC grid
In order to determine the required current rating for all cable dc CBs and busbar dc CBs, a range of dc faults is applied and worst case magnitudes are observed at each point. We are further interested in understanding how this fault current evolves during the fault period since fault clearing time and protection system logic are not certain in large dc grids. In addition, we are interested in the fault current value in the VSC converters when they are part of a large dc grid, since [12] only tests a single LCL VSC in isolation.
We study one representative solid dc fault (0.1 m ), in the middle of cable 24, which is not isolated. The dc fault current through four busbar dc CBs and the eight cable dc CBs are shown in Fig. 8 , where IGBTs are not tripped.
VSCs 2 and 4 capacitors will cause large short transient fault currents since they are close to the fault point, but they rapidly discharge and the fault currents are close to rated currents within 5-10 ms after the fault. VSCs 1 and 3 are further away from the fault and they do not see a sharp first peak. However it is seen that their dc fault currents have longer time constants, and reduce to 2 p.u. after around 100 ms and settle to 1 p.u. after 200 ms. This implies that worst case situation for busbar dc CBs dimensioning is remote dc faults. Note, however, that ac currents (currents in IGBTs) TABLE II  TEST SCENARIOS OF THE STUDIED DC GRID are substantially lower, as shown in Section VI-C and that there is no need for IGBT overrating.
The fault currents in all dc CBs settle to 1-2 p.u., after an initial transient with a time constant of 150-200 ms and reach the initial peak of 3-12 p.u., depending on the location in the grid. Fig. 8 shows that dc CB interrupting current is inversely dependent on the fault clearance time. Longer fault isolation results in lower fault current interruption.
C. DC Cable Protection Algorithm Testing
In order to evaluate the performance of the proposed dc grid protection against dc faults at different locations, including faults on busbars and to test backup protection, six dc fault scenarios are developed, as shown in Table II . Fig. 9 shows differential currents obtained for the eight dc CBs relays in case study A. It is seen that only the differential currents on the faulted cable 24 are positive which confirms the selection logic. The dc voltage and power variables at each VSC terminal in case A are shown in Fig. 10 . It is seen that the dc voltages ( shown in Fig. 1 ) recovering to 600 kV at each terminal after fault isolation. The powers ( shown in Fig. 1 ) are also regulated at prefault values at each terminal and stay unchanged after fault clearance since power flow is accordingly redirected.
The breakers DCCB24 and DCCB42 variables are shown in Fig. 11 . and are the main CB currents. The mechanical dc CB resonance circuit current added to the fault current at the clearance time is shown in this figure. and are voltages across the main breaker (as labeled in Fig. 3 ). It is seen that the fault current at the clearance time is around 4.5 kA while the peak current during the fault reaches 14 kA.
Healthy cables' dc CBs and VSC dc currents are shown in Fig. 12 . Large equivalent cable inductance from VSCs 1 and 3 to the fault point leads to slow VSCs 1 and 3 capacitor discharge and causes slow dc CBs current decay. This implies that longer clearance time is preferred which is a completely different argument compared to dc grids employing usual VSCs. The only issue with longer clearance time is ac system stability which could be affected for weak ac systems connected to the dc grid. In this case, mechanical dc CBs can be designed for faster operation with higher cost but the cost still would be much lower than semiconductor-based approaches. In the modeled dc grid, the total fault clearing time is considered as 60 ms.
The currents in dc cables will be equal to those shown in corresponding dc CBs. However, there is no concern for possible cable damage since large mass and the heat dissipation area make dc cable thermal constants in the order of minutes.
In [12] , all dc faults are applied at VSC dc terminals, and fault current magnitudes are close to rated currents with short transient peaks. In this study, it was found that faults on dc cables (further away from VSC dc terminals) will cause much longer transients with high currents, but the steady-state fault current will be around 1 p.u. as in [12] . As far as dc CB rating is concerned, the faults further away from VSC terminals are worst case conditions (for a given clearance time). Based solely on steady-state fault conditions, each cable dc CB should be rated to around 2 kA (sum of fault currents from two VSCs) in the modeled dc grid, but since the trip time is 60 ms, the interrupting current is 4.5 kA.
The ac variables of each VSC converter in case study A are shown in Fig. 13 . These results show that the maximum fault currents at the VSCs' ac sides are within 2 p.u. as is predicted from converter design. It can be concluded that the maximum IGBTs/diodes currents are lower than double peak current in normal operation. This is an important benefit for LCL VSCs and the proposed dc grid, because there is no requirement for IGBTs/diodes overdesign.
In addition, IGBTs are not tripped during dc faults and fault clearing time is not important for the converters. It is further observed that there is no ac voltage depression during the dc fault and the voltages at PCCs stay close to the rated values. (DC fault is not transferred to the converters" ac side.)
There is no high overvoltage on the LCL circuit capacitors either. The results show that the presented dc grid has good fault-tolerant performance under this extreme fault condition. 
D. Fault Scenario B
Scenario B is introduced to test protection algorithm performance for dc faults at different locations along dc cable. In this case, DCCB42 will receive the trip signal earlier than DCCB24 since the fault is closer to VSC4. As a result, DCCB42 will be opened earlier and the fault current is redistributed before DCCB24 opens. Fig. 14 breakers stay closed. Note that due to the lack of space, different dc CBs and LCL VSCs detailed variables are just demonstrated for case study A.
E. Fault Scenario C
A dc busbar fault is simulated based on scenario C. Fig. 15 shows the busbar protection signal generated based on dc busbars' differential currents evaluation.
The dc voltage and power variables at each VSC terminal for the dc busbar fault are shown in Fig. 16 . It can be seen that the VSC2 voltage ( ) and power ( ) drop to zero after fault clearance which implies that busbar protection can isolate the faulty VSC from healthy parts of the grid. Voltages VSC1, VSC3, and VSC4 recover back to the rated values after the fault clearance.
The simulation results are shown for worst case when VSCs 3 and 4 are receiving power while VSC2 has been isolated. It can be seen that VSCs 3 and 4 powers have been accordingly adjusted to new values to provide active power-flow balance within the dc grid thanks to droop control.
F. Fault Scenario D
In order to evaluate the backup protection performance, the grid model is tested under scenarios D and E. In case D, a pole-pole fault is applied on cable 24 and dc CB24 fails to operate. Fig. 17 shows cable 24 differential currents as well as backup protection trigger signals that have been generated. It is seen that no trigger signal is generated for dc CB24. However, breakers connected to busbar 2 (DCCB21 and DCCB2) are signaled after a 20-ms delay, thanks to the action of designed backup protection. Fig. 18 shows the voltage and power variables of each VSC terminal and the cable powers in case D.
It is seen that VSC2 voltage and power as well as cables 24 and 21 powers drop to zero after fault isolation, indicating the faulty part is isolated by backup protection. As a result of two cables isolation, cable 13 is slightly overloaded in this case. In order to resolve this issue, VSC terminals reference powers should be accordingly adjusted if the fault is permanent.
G. Fault Scenario E
To investigate the dc cable backup protection in the event of the busbar dc fault, case study E is applied. Fig. 19 shows that dc cables 24, 12, and dc busbar 2 breakers trigger signals generated based on busbar and backup protection. Assuming the dc CB 24 fails to open, backup protection triggers the dc CB 42 after a 20-ms delay. Since the backup trip signal is sent to the cable's opposite end, there is an additional 2-ms communication delay for backup breaker dc CB 42. Fig. 20 shows the dc voltages and powers at each VSC terminal for case E. It is seen that the dc busbar fault is isolated, and the grid power balance is kept within healthy parts of the dc grid. Fig. 21 shows the dc voltage and power variables at each VSC terminal in case study F. As is shown in Table II , dc CB 2 fails to operate when a solid pole-to-pole fault is applied to the VSC2 dc bus. Note that this is a less critical scenario compared to case studies D and E since the fault is isolated from the dc grid after 60 ms. AC CB2 located at the ac switchyard isolates VSC2 from the ac grid thanks to the designed busbar backup protection. It is observed that VSC2 voltage and power drop to zero permanently since the terminal is isolated from the grid system, and the remaining system recovers.
H. Fault Scenario F
VII. CONCLUSION
A dc grid topology with fault-tolerant LCL VSCs and mechanical dc CBs is proposed in this paper. The low cost and high reliability in fault isolation constitute the main advantages of the proposed dc grid. It is concluded that slow protection systems can be used since all grid terminals employ dc fault-tolerant topology. Furthermore, low dc fault levels imply fewer fault effects on the connected ac systems in the event of a dc fault and allow deployment of mechanical dc CBs.
A detailed study on dc grid-selective protection, including three layers of cable differential protection, busbar protection, and backup protection is presented.
A four-terminal 1-GW dc grid system is tested under several challenging dc fault scenarios developed on the PSCAD platform. The simulation results show that the studied dc grid protection plan works properly and that fault clearance time is not critical.
It is demonstrated that longer fault clearance time results in lower mechanical dc CB total cost with no side effect on dc grid security during the fault. However, faults further away from VSC terminals will generally cause higher interrupting currents for a given trip time.
Faster fault isolation is advised for weak ac grids which cannot tolerate power-flow interruption for a long time. The protection system selectivity is confirmed for a wide range of fault cases. The grid-side ac currents at all terminals stay at low values during the faults, confirming that the proposed dc grid topology will not transfer faults to ac grids, and that VSCs neither need to be overdesigned nor be tripped for dc faults.
